






DANIEL GRAHAM

Y86 ARCHITECTURE SINGLE CYCLE PROCESSOR

VHDL TO CHIP (OVERVIEW)






WHAT INSTRUCTIONS WILL
THE MACHINE SUPPORT

WHY MAKE THINGS COMPLEX?

- The CISC Approach
 - The primary goal of CISC architecture is to complete a task in as few lines of assembly as possible.
 - Less Lines faster code, RIGHT?

LET'S LOOK AT AN EXAMPLE



- CISC APPROACH

location in memory


MULT 2:3, 5:2

Complex instruction operates directly on memory

Easy for the compiler to translate from high level statement

Requires more hardware
Requires more clock cycles to
Complete 4

LET'S LOOK AT AN EXAMPLE



- RISC APPROACH

```
LOAD  2:3, A
LOAD  5:2, B
PROD  B, A
STORE A, 2:3
```

Use instructions that can be executed in one clock cycle

More difficult for the compiler to generate $a = a * b$

Simpler hardware less transistor
More space for registers
Also shorter clock cycles.

Takes 4 cycles

IT'S ALL ABOUT TRADEOFFS

- RISC APPROACH

```
LOAD 2:3, A
LOAD 5:2, B
PROD B, A
STORE A, 2:3
```

- CISC APPROACH

```
MULT 2:3, 5:2
```

$$\frac{\text{time}}{\text{program}} = \frac{\text{time}}{\text{cycle}} \times \frac{\text{cycles}}{\text{instruction}} \times \frac{\text{instructions}}{\text{program}}$$

Today, the Intel x86 is arguable the only chip which retains CISC architecture.




some VAX instructions

MATCHC *haystackPtr, haystackLen, needlePtr, needleLen*
Find the position of the string in needle within haystack.


POLY *x, coefficientsLen, coefficientsPtr*
Evaluate the polynomial whose coefficients are pointed to by *coefficientPtr* at the value *x*.

EDITPC *sourceLen, sourcePtr, patternLen, patternPtr*
Edit the string pointed to by *sourcePtr* using the pattern string specified by *patternPtr*.

RISC



CISC



microcode

```
MATCHC haystackPtr, haystackLen, needlePtr, needleLen  
Find the position of the string in needle within haystack.
```

loop in hardware???

typically: lookup sequence of **microinstructions** (“microcode”)

secret simpler instruction set

is CISC the winner?

well, can't get rid of x86 features
backwards compatibility matters

more application-specific instructions

but...compilers tend to use more RISC-like subset of instructions

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64 instruction set

based on x86


omits most of the 1000+ instructions

leaves


addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

Y86-64: `movq`




Y86-64: `movq`



<code>irmovq</code>	<code>immovq</code>	<code>imovq</code>
<code>rrmovq</code>	<code>rmmovq</code>	<code>rimovq</code>
<code>mrmovq</code>	<code>mmmovq</code>	<code>mimovq</code>

Y86-64: `movq`



i rmovq	i m m o v q
r rmovq	r m m o v q
m rmovq	m m m o v q

Y86-64 instruction set

based on x86

omits most of the 1000+ instructions

leaves

addq	jmp	pushq
subq	jCC	popq
andq	cmovCC	movq (renamed)
xorq	call	hlt (renamed)
nop	ret	

much, much simpler encoding

cmovCC

conditional move

exist on x86-64 (but you probably didn't see them)

x86-64: register-to-register only

instead of:

```
    jle skip_move
    rrmovq %rax, %rbx
skip_move:
    // ...
```

can do:

```
    cmovg %rax, %rbx
```

halt

(x86-64 instruction called `hlt`)

Y86-64 instruction `halt`

stops the processor

real processors: reserved for OS

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

Y86-64: specifying addresses

Valid: `rmmovq %r11, 10(%r12)`

~~Invalid: `rmmovq %r11, 10(%r12,%r13)`~~

~~Invalid: `rmmovq %r11, 10(,%r12,4)`~~

~~Invalid: `rmmovq %r11, 10(%r12,%r13,4)`~~

Y86-64: accessing memory (1)

$r12 \leftarrow \text{memory}[10 + r11] + r12$

~~Invalid: `addq 10(%r11), %r12`~~

Instead:

```
mrmovq 10(%r11), %r11  
/* overwrites %r11 */
```

```
addq %r11, %r12
```

Y86-64: accessing memory (2)

$r12 \leftarrow \text{memory}[10 + 8 * r11] + r12$

~~Invalid: `addq 10(,%r11,8), %r12`~~

Y86-64: accessing memory (2)

$r12 \leftarrow \text{memory}[10 + 8 * r11] + r12$

~~Invalid: `addq 10(,%r11,8), %r12`~~

Instead:

/ replace %r11 with 8*%r11 */*

`addq %r11, %r11`

`addq %r11, %r11`

`addq %r11, %r11`

`mrmovq 10(%r11), %r11`

`addq %r11, %r12`

Y86-64 constants (1)

```
irmovq $100, %r11
```

only instruction with non-address constant operand

Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~addq \$1, %r12~~

Y86-64 constants (2)

$r12 \leftarrow r12 + 1$

Invalid: ~~`addq $1, %r12`~~

Instead, need an extra register:

```
irmovq $1, %r11
addq %r11, %r12
```

Y86-64: operand uniqueness

only one kind of value for each operand

instruction name tells you the kind

(why `movq` was 'split' into four names)

Y86-64: condition codes

ZF — value was zero?

SF — sign bit was set? i.e. value was negative?

this course: no OF, CF (to simplify assignments)

set by **addq**, **subq**, **andq**, **xorq**

not set by anything else

Y86-64: using condition codes

subq SECOND, FIRST (value = FIRST - SECOND)

j___ or cmov___	condition code bit test	value test
le	SF = 1 or ZF = 1	value $\leq$ 0
l	SF = 1	value $<$ 0
e	ZF = 1	value = 0
ne	ZF = 0	value $\neq$ 0
ge	SF = 0	value $\geq$ 0
g	SF = 0 and ZF = 0	value $>$ 0

missing OF (overflow flag); CF (carry flag)

Y86-64: conditionals (1)

~~cmp, test~~

Y86-64: conditionals (1)

~~cmp, test~~

instead: use side effect of normal arithmetic

Y86-64: conditionals (1)

~~cmp, test~~

instead: use side effect of normal arithmetic

instead of

```
cmpq %r11, %r12  
jle somewhere
```

maybe:

```
subq %r11, %r12  
jle
```

(but changes %r12)

push/pop

pushq %rbx


$\%rsp \leftarrow \%rsp - 8$

$\text{memory}[\%rsp] \leftarrow \%rbx$

popq %rbx

$\%rbx \leftarrow \text{memory}[\%rsp]$

$\%rsp \leftarrow \%rsp + 8$




call/ret

call LABEL

push PC (next instruction address) on stack
jmp to LABEL address

ret

pop address from stack
jmp to that address



Y86-64 state

`%rXX` — 15 registers

~~`%r15`~~ missing

smaller parts of registers missing

ZF (zero), SF (sign), ~~OF (overflow)~~

book has OF, we'll not use it

~~CF~~ (carry) missing

Stat — processor status — halted?

PC — program counter (AKA instruction pointer)

main memory

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

x86-64:

```
    movq %rdi, %rax  
    addq $1, %rax  
    ret
```

Y86-64:

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

x86-64:

```
movq %rdi, %rax  
addq $1, %rax  
ret
```

Y86-64:

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```

Y86-64 instruction formats

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Secondary opcodes: `cmovcc/jcc`

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>						
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>						
mrmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>						
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc								
call <i>Dest</i>	8	0								
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

- 0

always (jmp/rrmovq)
- 1

le
- 2

l
- 3

e
- 4

ne
- 5

ge
- 6

g

Secondary opcodes: *OPq*

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D(rB)</i>	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmovq <i>D(rB)</i> , <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
<i>OPq</i> <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc				<i>Dest</i>				
call <i>Dest</i>	8	0				<i>Dest</i>				
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

0

add

1

sub

2

and

3

xor

Registers: rA, rB

byte:

halt

nop

rrmovq/cmovCC rA, rB

irmovq V, rB

rmmovq $rA, D(rB)$

mrmmovq $D(rB), rA$

OPq rA, rB

jCC $Dest$

call $Dest$

ret

pushq rA

popq rA

	0	1	2
halt	0	0	
nop	1	0	
rrmovq/cmovCC rA, rB	2	cc	rA, rB
irmovq V, rB	3	0	F rB
rmmovq $rA, D(rB)$	4	0	rA, rB
mrmmovq $D(rB), rA$	5	0	rA, rB
OPq rA, rB	6	fn	rA, rB
jCC $Dest$	7	cc	
call $Dest$	8	0	
ret	9	0	
pushq rA	A	0	rA F
popq rA	B	0	rA F

0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	none

Immediates: V , D , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	D					
mrmmovq $D(rB)$, rA	5	0	rA	rB	D					
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Immediates: V , D , $Dest$

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC rA , rB	2	cc	rA	rB						
irmovq V , rB	3	0	F	rB	V					
rmmovq rA , $D(rB)$	4	0	rA	rB	D					
mrmmovq $D(rB)$, rA	5	0	rA	rB	D					
OPq rA , rB	6	fn	rA	rB						
jCC $Dest$	7	cc	$Dest$							
call $Dest$	8	0	$Dest$							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Y86-64 encoding (1)

```
long addOne(long x) {  
    return x + 1;  
}
```

x86-64:

```
movq %rdi, %rax  
addq $1, %rax  
ret
```

Y86-64:

```
irmovq $1, %rax  
addq %rdi, %rax  
ret
```


Y86-64 encoding (2)

addOne:

irmovq \$1, %rax

addq %rdi, %rax

ret

★ 3 0 F %rax 01 00 00 00 00 00 00 00

Y86-64 encoding (2)

addOne:

irmovq \$1, %rax

addq %rdi, %rax

ret

★ 3 0 F 0 01 00 00 00 00 00 00 00


Y86-64 encoding (2)

addOne:

irmovq \$1, %rax

addq %rdi, %rax

ret




Y86-64 encoding (2)

add0ne:

irmovq \$1, %rax

addq %rdi, %rax

ret




Y86-64 encoding (2)

addOne:

irmovq \$1, %rax

addq %rdi, %rax

ret




Y86-64 encoding (2)

addOne:

irmovq \$1, %rax

addq %rdi, %rax

ret



30 F0 01 00 00 00 00 00 00 00 60 70 90

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
 20 12 20 01 70 68 00 00 00 00 00 00 00

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D</i> (<i>rB</i>)	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmovq <i>D</i> (<i>rB</i>), <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						

Y86-64 decoding

20 10 60 20 61 37 72 84 00 00 00 00 00 00 00
 20 12 20 01 70 68 00 00 00 00 00 00 00

rrmovq %rcx, %rax
 addq %rdx, %rax
 subq %rbx, %rdi
 jl 0x84
 rrmovq %rcx, %rdx
 rrmovq %rax, %rcx
 jmp 0x68

byte:	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq/cmovCC <i>rA</i> , <i>rB</i>	2	cc	<i>rA</i>	<i>rB</i>						
irmovq <i>V</i> , <i>rB</i>	3	0	F	<i>rB</i>	<i>V</i>					
rmmovq <i>rA</i> , <i>D</i> (<i>rB</i>)	4	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
mrmmovq <i>D</i> (<i>rB</i>), <i>rA</i>	5	0	<i>rA</i>	<i>rB</i>	<i>D</i>					
OPq <i>rA</i> , <i>rB</i>	6	fn	<i>rA</i>	<i>rB</i>						
jCC <i>Dest</i>	7	cc	<i>Dest</i>							
call <i>Dest</i>	8	0	<i>Dest</i>							
ret	9	0								
pushq <i>rA</i>	A	0	<i>rA</i>	F						
popq <i>rA</i>	B	0	<i>rA</i>	F						